Santa Clara Valley-San Francisco Chapter of Electron Devices Society (Silicon Valley, California)

IEEE

Home

Welcome to Electron Devices Society–Santa Clara Valley/San Francisco Chapter


IEEE-EDS November Seminar (Webex only)

Title: Memristive Neuromorphic Computing Beyond Moore’s Law

Speaker: Prof. Sung-Mo “Steve” Kang, UC Santa Cruz

Friday, November 12, 2021 at noon – 1PM PDT

Register Here

Webex link will be distributed to the registrant via email.
Organizer contact: Jin-Woo Han (jin-woo.han at nasa.gov)

Abstract:

Neuromorphic computing is pursued to overcome the limitations of von Neumann architecture and Moore’s law. Harnessing brain-inspired properties such as in-memory computing, spike-based encoding, and adaptation has demonstrably shown to bolster energy-delay efficiency by a few orders of magnitude classes of computation. The use of functional building blocks in integrated circuits that exhibit characteristics like the biological building blocks of the central nervous system is expected to enable circuits to mimic tasks associated with human cognition and sensory perception. Thus, a variety of approaches has been used to design electronic neurons that generate spiking signals and to implement synaptic interconnects. The memristor was introduced by Leon Chua in 1971 as a circuit element that is as fundamental as R, L, and C. The notion of the memristor was generalized by Chua and Kang in 1976. The research and development of memristor circuits and systems were propelled by the nanoscale memristors fabricated by Williams et al. in 2008. Since then, a myriad of applications has been developed for memristors in storage-class memory, sensing, logic operations and memcomputing. Recently, memristors have become available through commercial fabrication processes and are commercially used in non-volatile resistive random-access memories (RRAM). Memristor technologies have ushered in new approaches for emulating both biological neurons and synapses. Synaptic plasticity has been demonstrated in memristors by using spike trains to increase (potentiate) or decrease (depress) the memristor’s conductance. In this talk, we will discuss the roles of memristors in designing new building blocks for memristive neural networks for hardware acceleration. How to design new memristive neurons and synapses for neuromorphic computation will be discussed in view of integration packing density, power consumption, and physical layout of neuronal networks. It is projected that at the 3.5 nm memristor technology node, memristive neurons and synapses in mimicry of human brain can be densely integrated in a 2400 〖cm〗^2 of surface area with a total power consumption in the ballpark of 20W.

Speaker Bio:

Sung-Mo “Steve” Kang is a Distinguished Chair Professor of the Jack Baskin School of Engineering, UC Santa Cruz, and Chancellor Emeritus of UC Merced and President Emeritus of KAIST. He returned to academia in 1985 from industry to join the faculty of the University of Illinois at Urbana-Champaign. Until then, he had led the development of world’s premier CMOS 32-bit VLSI microprocessor chipsets for telecommunication and computing applications as a technical supervisor of AT&T Bell laboratories, Murray Hill, NJ. From 1995 to 2000, he served as Department Head of ECE at the University of Illinois at Urbana-Champaign and became a Dean of Engineering at UC Santa Cruz. He has received honors, including the Silicon Valley Engineering Hall of Fame induction, Alexander von Humboldt Senior US Scientists Award, IEEE Millennium Medal, IEEE Mac Van Valkenburg Circuits and Systems (CAS) Society Award, IEEE CAS Technical Excellence Award, the US Semiconductor Research Corporation (SRC) Technical Excellence Award, IEEE Graduate Teaching Technical Field Award, IEEE CAS John Choma Education Award, Chang-Lin Tien Education Leadership Award, and distinguished alumnus awards from UC Berkeley, The University at Buffalo, Fairleigh Dickinson University, and Yonsei University. He received his B.S. degree from Fairleigh Dickinson University, Teaneck, New Jersey in 1970, M.S. degree from the State University of New York at Buffalo in 1972, and Ph.D. degree from UC Berkeley in 1975. He holds 16 U.S. patents, published over 500 papers, and 10 books. Dr. Kang is a Fellow of the IEEE, the Association for Computing Machinery (ACM), and the American Association for the Advancement of Science (AAAS). He is a member of Korean Academy of Science and Technology and a foreign member of National Academy of Engineering, Korea. His research interest includes modeling and simulation of semiconductor devices, memristors and memristive systems, low-power VLSI circuit design, nano-bioelectronic circuits, and neuromorphic computing.


More information at the IEEE EDS Santa Clara Valley-San Francisco Chapter Home Page

Subscribe or Invite your friends to sign up for our mailing list and get to hear about exciting electron-device relevant talks. We promise no spam and try to minimize email. You can unsubscribe easily.
http://site.ieee.org/scv-eds/subscribe/

Follow us on social media

fb_icon_325x325 twitter_logo1-copy-256x256 256px-linkedin-svg_2 google-plus-logo-red-265px meetup