Skip to content
IEEE Winnipeg Section

IEEE Winnipeg Section

  • IEEE Winnnipeg
  • Events
  • Chapters & Affinity Groups
    • Affinity Groups
    • Chapters
    • Student Chapters
  • About
    • Section Services
    • Core Officers
    • Section History
    • Photo Gallery
    • Follow us on social media
  • Contact Us
  • Volunteer opportunity
  • IEEE Winnnipeg
  • Events
  • Chapters & Affinity Groups
    • Affinity Groups
    • Chapters
    • Student Chapters
  • About
    • Section Services
    • Core Officers
    • Section History
    • Photo Gallery
    • Follow us on social media
  • Contact Us
  • Volunteer opportunity

IEEE Computer and Computational Intelligence Seminar – High Level Design Tools for FPGAs (Jan. 4, 2018)

  • Home
  • 2018
  • January
  • 2
  • IEEE Computer and Computational Intelligence Seminar – High Level Design Tools for FPGAs (Jan. 4, 2018)
Posted onJanuary 2, 2018January 5, 2018

The Department of Electrical and Computer Engineering and the IEEE Winnipeg Section Computer and Computational Intelligence Chapter is pleased to present:

===========================================

Seminar Title: High Level Design Tools for FPGAs

Speaker: Paul White

===========================================

Date: Thursday January 4, 2018 – 2:30 PM to 3:30 PM

Location: EITC E2-350, University of Manitoba, 75 Chancellor’s Circle, Winnipeg, MB, Canada

Contact: Ian Jeffrey, Chair, IEEE Computer and Computational Intelligence Chapter, Winnipeg – Ian.Jeffrey@umanitoba.ca

===========================================

Presentation Abstract:

High-level languages are commonplace in software design, and now they are coming to FPGAs too! In this talk, you will learn about some of Intel PSG’s High Level Design tools for FPGAs. These tools include the brand new High Level Synthesis (HLS) compiler, as well as DSP Builder, and OpenCL.

===========================================

Biography of the Speaker:

Paul White graduated from the University of Manitoba Dept. of Computer Engineering in 2014, and completed a MSc. in Biomedical Engineering in 2017. He currently works at Intel Programmable Solutions Group as an Application Engineer supporting the newly released Intel HLS compiler.

===========================================

Please follow and like us:
Facebook
LinkedIn
Instagram
kbrown
Author

Post navigation

IEEE EMBS Seminar: NeuroBlate – An Innovation Spiral (November 30, 2017)
IEEE Winnipeg Section Annual General Meeting – Jan. 16, 2018

Copyright © 2025 IEEE Winnipeg Section. All Rights Reserved | Graduate by Theme Palace

Facebook
LinkedIn
Instagram