1. Home
  2. Announcement
  3. IEEE Distinguished Lecture – Acceleration of Encryption Algorithms, Elliptic Curve, Pairing, Post Quantum Cryptoalgorithm (PQC)

IEEE Distinguished Lecture – Acceleration of Encryption Algorithms, Elliptic Curve, Pairing, Post Quantum Cryptoalgorithm (PQC)

Posted on by IEEE Penang

“Acceleration of Encryption Algorithms, Elliptic Curve, Pairing, Post Quantum Cryptoalgorithm (PQC)” by Professor Makoto Ikeda, PhD, Director of Systems Design Lab (d.lab), School of Engineering, University of Tokyo, Japan.  SSCS Vice President of Membership, IEEE Senior Member, and IEEE SSCS Distinguished Lecturer.

Date:  October 14, 2024 (Monday)
Time:  19:30 – 20:30 (UTC+8)
Mode:  Hybrid
Venue:  PSDC, 1 Jalan Sultan Azlan Shah, 11900 Bayan Lepas, Penang, Malaysia
Google Meet:  https://meet.google.com/zxi-gqcp-tff
RSVP:  https://forms.gle/ScgEdNSVztRjbtk98

All are cordially invited to attend.  Admission is FREE.  Refreshments will be served from 18:00.  Network and interact with like-minded engineers and researchers before the seminar begins.  e-Certificates of Attendance will be issued to registered attendees.  Pending CPD approval from the Malaysia Board of Technologists.

Abstract
This lecture will cover basics of public-key encryption, and example design optimization of elliptic-curve based encryption algorithm, including pairing operations, and its security measures.  Then extend design optimization on lattice-based encryption algorithms including post quantum crypto-algorithm, CRISTALS-Kyber (FIPS 203 MLB-KEM)/Dilithium (FIPS204 MLB-DSS), hash based (FIPS 205 SHB-DSS), isogeny based encryption algorithms.

Speaker
Makoto Ikeda received the BE, ME, and Ph.D. degrees in electrical engineering from the University of Tokyo, Tokyo, Japan, in 1991, 1993 and 1996, respectively.  He joined the University of Tokyo as a research associate, in 1996, and now professor and director of Systems Design Lab (d.lab), the University of Tokyo.  At the same time, he has been involving the activities of VDEC (VLSI Design and Education Center, the University of Tokyo), to promote VLSI design educations and researches in Japanese academia.  He worked for hardware security, asynchronous circuits design, smart image sensor for 3-D range finding, and time-domain signal processing.  He has been serving various positions of various international conferences, including ISSCC ITPC Chair (ISSCC 2021), IMMD sub-committee chair (ISSCC 2015-2018), A-SSCC 2015 TPC Chair, VLSI Circuits Symposium PC Chair (2017) & Symposium Chair (2019).  He is a senior member of IEEE, IEICE Japan, and a member of IPSJ and ACM.