

The Electronics business of Merck KGaA, Darmstadt, Germany operates as EMD Electronics in the U.S. and Canada.


Thermal Atomic Layer Etch

A Critical Tool for Logic and Memory Downscaling

Martin E. McBriarty, PhD (he/him)

martin.mcbriarty@emdgroup.com

April 11, 2024



**EMD
ELECTRONICS**

Thermal Atomic Layer Etch Agenda

1. Background

- *Growing Complexity of 3D Devices*
- *Semiconductor Etches*
- *How ALE Works*

2. ALE of Metals: Cu, Co, Mo, W, Ni

3. ALE of Metal Oxides: ZrO₂, HfO₂

4. Outlook




Background: 3D Devices & Etches

01




Logic (BEOL)
Fully Self-Aligned Via (FSAV)



A. Mackus, AtomicLimits (2019)


DRAM

High-k Dielectric Thinning



M. McBriarty, AtomicLimits (2022)


3D Memory
Excess Material Removal and Recess




A. Fischer et al., JVSTA 39 (2021) 030801

Shaping devices in complex 3D nano-architectures requires **selective, isotropic (conformal) etches**

3D DRAM
Complex Stacked Structures, Novel Materials





B. Vincent, Lam Research (2023)



A. Furnemont, imec (2022)



Etches & Cleans in Semiconductor Fabrication



Method	Etch Rate	Selectivity	Conformality
Wet Etches & Cleans	$\sim 1 - 10^3$ nm/min	Good	Limited at high AR / low CD
Plasma Etching & Reactive Ion Etching (RIE)	$\sim 10 - 10^4$ nm/min	Moderate damage to non-etched surfaces	Poor
Atomic Layer Etch (ALE)	$\sim 0.1 - 1$ nm/min	Good	Good (thermal ALE)


ALE is the best method for *precise, selective etch* in complex 3D nanostructures

ALE is the "reverse" of Atomic Layer Deposition (ALD)

ALD

Half-reaction A


Half-reaction B




ALE

Half-reaction A

Half-reaction B



ALE Process Scheme



S.M. George, Acc. Chem. Res 53 (2020) 1151



Vapor-Phase Etch by Thermal Volatilization


Making Volatile Metal Complexes at the Surface

Volatilizers are vapor-phase chemical etchants

The volatilizer **selectively** removes one material without affecting other materials

Vapor-phase selective etch for **surface cleans** and **native oxide removal** is sometimes called "atomic layer cleaning" (ALC)

Can be continuous etch or cycled



Thermal Atomic Layer Etch

Controlling Selective Etch Using Surface Modification

Surface modifiers convert a thin surface layer of a material (<1nm) into a different compound:


- Metals → metal oxides or halides
- Metal oxides → metal halides

After a purge, the **volatilizer** selectively etches the modified surface material

This ALE sequence is **cycled** to remove the desired thickness of material (a few nm)

Plasmas may be used for surface modification and/or volatilization, if geometry allows

Example Thermal ALE Process for a Metal:



Thermal Atomic Layer Etch Controlling Selective Etch Using Surface Modification



Surface modifiers convert a thin surface layer of a material (<1nm) into a different compound:

- Metals → metal oxides or halides
- Metal oxides → metal halides

After a purge, the **volatilizer** selectively etches the modified surface material

This ALE sequence is **cycled** to remove the desired thickness of material (a few nm)

Plasmas may be used for surface modification and/or volatilization, if geometry allows



M. McBriarty, AtomicLimits.com (2022)

<https://www.atomiclimits.com/2022/02/03/atomic-layer-etch-carves-the-path-to-more-efficient-computing/>



Thermal Atomic Layer Etch: Examples

Controlling Selective Etch Using Surface Modification




Surface modifiers convert a thin surface layer of a material (<1nm) into a different compound:

- Metals → metal oxides or halides
- Metal oxides → metal halides

After a purge, the **volatilizer** selectively etches the modified surface material

This ALE sequence is **cycled** to remove the desired thickness of material (a few nm)

Plasmas may be used for surface modification and/or volatilization, if geometry allows




Thermal Atomic Layer Etch

Isotropic Etch by Kinetic Control

When conformal etch is needed, the surface modification reaction **must be self-limiting**

Thermal ALE enables **atomically precise etch** in 3D nano-architectures:

- Trenches
- Vias
- Lateral openings




M.E. McBriarty. Atomic Layer Etch Carves the Path to More Efficient Computing. 2022. AtomicLimits.




EMD Electronics covers nearly all aspects of semiconductor manufacturing

How do ALE & related techniques fit in?



EMD Electronics covers nearly all aspects of semiconductor manufacturing

How do ALE & related techniques fit in?



Intermolecular: EMD's Silicon Valley Science Hub

Capabilities at-a-glance



Deposition Systems

- AP30 cluster platform
- ALD: 300mm
- PVD: 200 & 300mm

Integration (Wet cleans & Anneals)

- Wet: Clean etch, deposition
- Single Wafer Clean: 300mm
- Wet-bench: 300mm
- Anneal: Coupons → 300mm

Lithography & Etch

- Contact lithography (up to 8"), coat, exposure, develop & etch
- Oxide and metal etch
- Electron beam lithography

Informatics

- Substrate management
- Automated data collection & materials database
- Automated analysis

Physical, Optical, & X-ray Characterization

- XRF, XRR, XRD, XPS
- Ellipsometry, UV-Vis, FTIR
- Optical microscopy
- Spectrophotometry
- SEM, AFM, contact angle
- Particles (SP1)
- Nanoindentation
- TEM, Auger, SIMS, TXRF, ICPMS*

Electrical Characterization & E-Test

- Variable temperature chucks
- C-V, I-V, P-V & parameter extraction
- Leakage, line resistance, contact resistance, capacitance
- Radiant ferroelectric tester
- V_{bd} TDDB
- Pulse switching: I_{on} , I_{off} , data retention (e.g. Non-volatile memory)
- Internal Photoemission Spectroscopy & KPFM



ROLE OF METALS

02



Metal ALE for Logic: Fully Self-Aligned Via (FSAV) Controlled Selective Etch for <10nm Interconnects



Smaller transistors need **smaller metal lines** to connect them

Every Å of pattern error can have **orders of magnitude impact** on device reliability

Fully self-aligned via (FSAV): **larger horizontal margin of error** by *vertically* displacing the contact

Requirements for metal ALE:

- *Low temperature*
- *No residues*
- *Free of certain halogens*
- *No roughening*
- *No damage to neighboring materials*



A.J.M. Mackus, M.J.M. Merx. Fully Self-Aligned Vias: The Killer Application for Area-Selective ALD? – A Discussion of the Requirements for Implementation in High Volume Manufacturing. 2019, 7. AtomicLimits.

M. Balseanu, Selective ALD in a Continuous World, New Techniques and Advancements. SMC Korea 2021.




Thermal ALE of Cu


Halogen-Free Cu Removal on a Limited Thermal Budget

2-chemical ALE process:

- Controlled oxidation + hydroxylation of Cu surface by O_2+H_2O
- Purge byproducts with argon
- Volatilization of oxidized surface by halogen-free etchant: **Adhil** or **Vega**
- Purge byproducts with argon





Process Linearity: Cu ALE Using **Vega**




Thermal ALE of Cu Process Tuning Using the Adhil Halogen-Free Volatilizer

Control oxidant & volatilizer doses to tune etch per cycle:




Limited roughening of the Cu surface:




Thermal ALE of Co, Ni, Mo, and W

Choosing the Right Surface Modifier





Oxides of **Co**, **Ni**, or **W** are *not* removed by Adhil or Vega...



Thermal ALE of Co, Ni, Mo, and W

Choosing the Right Surface Modifier

Oxides of **Co, Ni, or W** are *not* removed by Adhil or Vega...



...but chlorides of **Mo, Co, Ni, or W** are volatilized.

Mo ALE	<i>No Process</i>	Oxidation / Vega	Chlorination / Vega
Mo Removed (Å)	--	28	30
RMS roughness (nm)	0.3	0.9	0.4
Resistivity Increase (uohm-cm)	--	>50% increase	No change
Etch Selectivity vs. Si and SiO ₂	--	>20:1	>20:1
AFM Image (2um x 2um, 6nm vertical range)			




ROLE OF METAL OXIDES

03






How Can ALE Enable DRAM Downscaling?



1 Average of three major players; Samsung, Micron and SK Hynix
2 POT: Physical Oxide Thickness, EOT: Equivalent Oxide Thickness

TechInsights Memory Roadmap Analysis

DRAM Device Structure






T.S. Böske, PhD Dissertation, TU Hamburg (2010)



How Can ALE Enable DRAM Downscaling?

How to form a <5nm high- k ZrO_2 film:



M.E. McBriarty, "Atomic Layer Etch Carves the Path to More Efficient Computing", *AtomicLimits* (2022)


J.A. Murdzek & S.M. George, *J. Vac. Sci. Technol. A* **38** (2020) 022608

T.S. Böscke, *PhD Dissertation, TU Hamburg* (2010)



EMD's High-*k* ALE Process 1


ZrO₂ Thermal ALE



Process Flow for ALE Experiments



- **ALE** (350 °C)
- Ar anneal (500 °C)
- ALD ZrO₂
- ALD TiN
- SiO₂ (3000 Å)
- Si substrate



EMD's High-*k* ALE Process 1 ZrO₂ Thermal ALE

Process Flow ↑

- **ALE**, 350 °C
- Ar anneal, 500 °C
- ALD ZrO₂ (70 Å)
- ALD TiN (~80 Å)
- SiO₂ (3000 Å)
- Si substrate




ALE Etch per Cycle (EPC) is tuned by choice of residue modifier & process parameters


EPC = 0.6 – 1.5 Å/cyc



Film & Surface Characterization:



— Pre-ALE — 8 Å removed — 21 Å removed — 37 Å removed




After ALE:
Crystallinity is maintained
C, F, Al, W surface contamination
C and F mitigated by post-treatment



EMD's High-*k* ALE Process 2


ZrO₂ Thermal ALE Using Metal-Free Reactants

ALE Cycle



Post-ALE ZrO₂ Surface Contamination


XPS after in situ Ar⁺ clean




EMD's High-*k* ALE Process 2

ZrO₂ & HfO₂ Thermal ALE

ALE Cycle




After ALE:
Crystallinity is maintained
F surface contamination



ZrO₂ & HfO₂ Etch Performance



- ZrO₂ ALE with oxidant
- HfO₂ ALE with oxidant
- ZrO₂ ALE, no oxidant
- HfO₂ ALE, no oxidant



EMD's High-*k* ALE Process 2

ALE Performance and Selectivity (350 °C)

Material	Etch per cycle (Å/cyc)	Offset (Å)
ZrO ₂	1.52	3.9
HfO ₂	0.50	2.2
HZO [ALD process 1]	0.12	-0.2
HZO [ALD process 2]	0.17	1.1
Al ₂ O ₃	0.05	-4.3

ZrO₂ Etch Selectivity vs. Materials with Lower Etch Rate


outlook for ALE

04




ALE Beyond Etchback Boosting Area-Selective Deposition (ASD) by Selective Etch


- In ASD, **unwanted nuclei** grow on the "non-growth" surface
- ALE can remove unwanted nuclei with **minimal removal** of desired film




**Metal-on-metal ASD for
supervia bottom-up fill**
Stray metal nuclei → current leaks!



Deposition on **growth surface**
vs. **non-growth surface**



ASD + ALE Concept:



Making Thermal ALE Viable for Semiconductor Manufacturing

Process

- Etch per Cycle
- Selectivity
- Conformality
- Surface Quality
- Film Properties & Performance

Manufacturing

- Reproducibility
- Throughput
- Chemical Consumption
- Corrosion
- Byproduct Re-Deposition


Safety & Sustainability

- Abatement
- Global Warming Potential (GWP)
- Chemical Life Cycle



EMD Electronics covers nearly all aspects of semiconductor manufacturing

How do ALE & related techniques fit in?



Martin E. McBriarty, PhD

(he/him)

Senior Scientist, EMD Electronics

martin.mcbriarty@emdgroup.com

+1 (408) 483-4726

3011 North First St.

San Jose, CA 95134 USA

