


Finding the Missing Memristor



Stan Williams
HP

© 2006 Hewlett-Packard Development Company, L.P.
The information contained herein is subject to change without notice

People who did the work:







Over 60 current and former members of the QSR Research group and 40 members of other HP orgs

esp. Greg Snider, Duncan Stewart, Dimitri Strukov, Matthew Pickett, Julien Borghetti, and Jianhua Yang

Our partners at UCLA & Caltech,

Our partners at LBNL and NIST

Supported in part by DARPA & IARPA



February 11, 2009 2

The nanotechnology dilemma



We say that nanotech is different, but then we try to build familiar objects with nano dimensions. . .

We say that nanotech is interdisciplinary, but do we just work with the usual suspects?

We say that nano is new – but have we forgotten old lessons?

February 11, 2009

3

Overview of Presentation




- What is a Memristor?
- How do you make them?
- What are they good for?
 - Configurable rectifiers and switches
 - Crosspoint Memories
 - Sequential Implication Logic
 - Synaptic computation





February 11, 2009


4

3 fundamental passive linear circuit elements




Resistor – 1827
 Georg Ohm

 RESISTOR $v = R i$	 CAPACITOR $q = C v$
 INDUCTOR $\phi = L i$	




Capacitor - 1745
 Volta / von Kleist & van Musschenbroek
 Benjamin Franklin







Inductor – 1831
 Michael Faraday
 Joseph Henry

February 11, 2009
5


1960's – Leon Chua generalizes circuit theory to nonlinear systems of equations



 RESISTOR $dv = R di$	 CAPACITOR $dq = C dv$
 INDUCTOR $d\phi = L di$	

And sees that there is a hole where an obvious relation seems to be missing

February 11, 2009
6



Realm of nonlinear circuits


Realm of linear circuits

Danger! Chaos!

February 11, 2009

7

The slide features a blue border and a blue vertical bar on the left. The text 'Realm of nonlinear circuits' is at the top. Below it, 'Realm of linear circuits' is written with a blue arrow pointing to a small blue circle. A blue-bordered box contains the text 'Danger! Chaos!'. The HP logo is in the top right corner. The date 'February 11, 2009' and the number '7' are at the bottom.



Realm of nonlinear circuits

Nanoelectronics will be nonlinear

Realm of linear circuits

Opportunity!


Danger! Chaos!

February 11, 2009


8

The slide features a blue border and a blue vertical bar on the left. The text 'Realm of nonlinear circuits' is at the top, followed by 'Nanoelectronics will be nonlinear'. Below that, 'Realm of linear circuits' is written with a blue arrow pointing to a small blue circle. A blue-bordered box contains the text 'Danger! Chaos!'. The word 'Opportunity!' is written in large, bold, blue font. The HP logo is in the top right corner. The date 'February 11, 2009' and the number '8' are at the bottom.


In 1971, Chua postulates the memristor, but states that there is no known example



RESISTOR
 $dv = R, di$




CAPACITOR
 $dq = C dv$




$d\phi/dt = v$

$dq/dt = i$

INDUCTOR
 $d\phi = L di$




MEMRISTOR
 $d\phi = M dq$



MEMRISTIVE SYSTEMS


$v = R(w)i$





$\frac{dw}{dt} = f(i)$





L. O. Chua, "Memristor - the missing circuit element," IEEE Trans. Circuit Theory 18, 507-519 (1971).
 L. O. Chua and S. M. Kang, "Memristive devices and systems," Proc. IEEE, 64 (2), 209-23 (1976).

February 11, 2009 9

Four Fundamental Nonlinear Passive Circuit Elements 

Current	<p>Resistor</p> <p>$dv = R di$</p> 	<p>Capacitor</p> <p>$dq = C dv$</p> 
Current	<p>Inductor</p> <p>$d\phi = L di$</p> 	<p>Memristor</p> <p>$d\phi = M dq$</p> 
	Voltage	Voltage

February 11, 2009 10



O vacancy drift model for TiO_{2-x} switch

As fabricated

Positive voltage drifts oxygen vacancies left to increase total conductivity

reduced oxidized

February 11, 2009 13

Simplified Theory of Memristance


$$\frac{dw(t)}{dt} = \mu_v \frac{R_{ON}}{D} i(t)$$
$$v(t) = \left[R_{ON} \frac{w(t)}{D} + R_{OFF} \left(1 - \frac{w(t)}{D} \right) \right] i(t)$$
$$M(q) = R_{OFF} \left(1 - \frac{\mu_v R_{ON}}{D^2} q(t) \right)$$

Two coupled equations of motion –
One for the charged vacancies
One for the electronic transport
(both versions of Ohm's law)

Nature 453 (2008) 80-83.

February 11, 2009 14

Look at current-voltage plots of the model




February 11, 2009

15

Comparison between Theory and Experiment:




Pt : TiO₂ : Pt Memristor!




February 11, 2009

16



Metal Oxide Resistive Switches




“Memory effects” in oxides
have been known for a while:

G. Dearnaley *et al.*, *Rev. Prog. Phys.* (1970)
a review with 150+ references

Just a few recent references:


<p>S. Seo <i>et al.</i>, <i>APL</i> (2003) B. J. Choi <i>et al.</i>, <i>JAP</i> (2005) H. Sim <i>et al.</i>, <i>Microel. Eng.</i> (2005) D. Lee <i>et al.</i>, <i>EDL</i> (2005) A. Chen <i>et al.</i>, <i>IEDM'05</i> M. Kund <i>et al.</i>, <i>IEDM'05</i> D. C. Kim <i>et al.</i>, <i>APL</i> (2006) N. Banno <i>et al.</i>, <i>IEICE TE</i> (2006) T.-N. Fang <i>et al.</i>, <i>ICMTD'07</i> L. Courtade <i>et al.</i>, <i>ICMTD'07</i> W. Guan <i>et al.</i>, <i>APL</i> (2007) S.-W. Kim & Y. Nishi, <i>NVMTS'07</i> D. Stewart, <i>NVMTS'07</i> K.-C. Liu <i>et al.</i>, <i>NVMTS'07</i> D. Lee <i>et al.</i>, <i>APL</i> (2007)</p>	<p><u>metal:</u></p> <p>Ni Ti Nb Zr Cu Ag Nb Cu(S) Cu Ni Zr Cu(S) Ti Hf Mo</p>
---	--

Just a few examples:



B. J. Choi *et al.* (2005) A. Chen *et al.* (2005) D. Lee *et al.* (2007)


With time, data are becoming more reproducible:



A. Chen *et al.* (*IEDM'05*)

slide courtesy K. Likharev

February 11, 2009



Slightly More Advanced Theory - Ions

$$J_{\text{ION}} = J_{\text{ION}}^{\text{drift}} + J_{\text{ION}}^{\text{solute diffusion}}$$

$$J_{\text{ION}}^{\text{drift}} = q\mu_0 E_0 \sinh(E / E_0)$$

$$J_{\text{ION}}^{\text{solute diffusion}} = qD \frac{\partial N}{\partial x}$$

$$D \approx fa^2 \exp[-U_A / (k_B T)] / (1 - Na^3)$$

$$N/t = -J_{\text{ION}} / x$$

$$J_{\text{ION}}(x=0) = J_{\text{ION}}(x=L) = 0$$

$$N' = N \left(1 - \left(1 + \frac{1}{g} \exp\left(\frac{E_D - E_F - e\phi}{k_B T} \right) \right)^{-1} \right)$$

February 11, 2009 20

Slightly More Advanced Theory – e⁻s




$$J_{\text{ELECTRON}} = e\mu_{\text{EL}} n_{\text{EL}} \frac{\partial E_F(x)}{\partial x}$$

$$n_{\text{EL}} = N_C F_{1/2} \left(\frac{E_F - E_C + e\phi}{k_B T} \right)^{E_F - E_C + e\phi \gg k_B T} \approx N_C \exp \left(\frac{E_F - E_C + e\phi}{k_B T} \right)$$



$$-\epsilon\epsilon_0 \nabla^2 \phi = ezN' - en_{\text{EL}}$$



February 11, 2009

21



22





Conclusions on Memristors



- The switching mechanism for the devices is field induced drift of positively charged O vacancies in TiO_2 that controls the resistance of the film
- This is the first experimental realization and physical model for a memristor – the fourth nonlinear passive circuit element that has been ‘missing’ for nearly 40 years
- We see that memristance arises naturally in systems where atomic and electronic equations of motion are coupled – this is far more likely to be observed at the nanoscale

February 11, 2009

27

What might memristors be used for?




Non-volatile RAM
Config Bits
New forms of logic
Electronic Synapse


But need hybrid circuits!

February 11, 2009

28



CMOS FPGAs



The diagram shows a 4x4 grid of logic blocks on a yellow grid. Each logic block is a light blue square containing a white AND gate symbol. Black dots represent routing points, and black lines represent routing paths connecting the logic blocks.

The good:

- Massive parallelism
- Defect tolerant
- Simple design


The bad:

- 80%-90% area is wires/configuration
- High capacitance → high power


The ugly:

- Defect characterization
- Compilation

February 11, 2009 29




SNIC Strategy




The diagram is identical to the one on slide 29, showing a 4x4 grid of logic blocks on a yellow grid with routing paths.

Start with CMOS FPGA

February 11, 2009 30




SNIC Strategy




1. Remove interconnect and configuration bits

February 11, 2009 31




SNIC Strategy




1. Remove interconnect and configuration bits
2. Compress logic
3. Add nano interconnect and configuration

February 11, 2009 32




SNIC Strategy

1. Remove interconnect and configuration bits
2. Compress logic
3. Add nano interconnect and configuration




- Inexpensive CMOS design
- Inexpensive process (nanoimprint)
- Nano redundancy → defect tolerance
- Small size, high yield → low cost
- Low energy

February 11, 2009 33



SNIC: Chip Demo



Courtesy Qiangfei Xia

February 11, 2009 34

