Emerging Non-volatile Memory: *Energy-efficient* Design with Carbon Nano-materials

Ethan C. Ahn, Ph.D. Electrical Engineering, Stanford University, CA, U.S.A.







"Technology node transitions (volume production)"



ß



"What's the difference?"





"Adding more NAND"



VS.

16 GB (DRAM + NAND)



64 GB (DRAM + *MORE NAND*)

2015.09.15.

Department of Electrical Engineering

Stanford University

"New tricks to further increase density"



SK Hynix, 2013 (product)

3D NANDTohiba (BiCS) Sandisk (BiCS) Samsung (TCAT) SK-Hynix Micron ...

"Fundamental solution"





Memory: Limiting factor for energy-efficient system



"New" Players in NVM



<u>Spin torque t</u>ransfer <u>m</u>agnetic <u>r</u>andom <u>a</u>ccess <u>m</u>emory

<u>Phase change</u> <u>memory</u> <u>Resistive switching</u> <u>random access memory</u> <u>Conductive</u> <u>bridge</u> <u>random</u> <u>access</u> <u>memory</u>

Random access, non-volatile, no erase before write



Energy vs Speed Trade-Off @ Device Level



1. Energy-efficient <u>Cell</u> design

2. Energy-efficient Architecture design

<u>PCM</u>

: Phase-change memory (PRAM/PCRAM)



Packaged MCP that includes 512 Mb PCM (NOR-compatible, **Samsung, 2010**)

Stanford University



PCM at a glance: Based on Joule-heating





PCM: Key challenges and issues

- □ Physics of threshold switching, crystallization, etc.
- □ High write latency (due to long crystallization time)
- □ Cost-effective array architecture
- □ High programming (RESET) current
- □ Resistance drift (difficulty in MLC)
- Cross-talk (thermal disturbance)
- etc.



PCM: Key challenges and issues

- High programming (RESET) current



"How hot is Ge₂Sb₂Te₅?"





Example:

Recent studies with GeTe/Sb₂Te₃ super-lattice structure





Remembering that PCM operation is based on "Joule Heating,"





Remembering that PCM operation is based on "Joule Heating,"





Remembering that PCM operation is based on "Joule Heating,"



Heat dissipated during RESET in a typical mushroom PCM cell Used for switching



Remembering that PCM operation is based on "Joule Heating,"

 \mathbf{Q}^{1}

Q2



Heat dissipated during RESET in a typical mushroom PCM cell Used for switching

Stored in the heater

Remembering that PCM operation is based on "Joule Heating,"

Heat dissipated during RESET in a typical mushroom PCM cell

Remembering that PCM operation is based on "Joule Heating,"

Remembering that PCM operation is based on "Joule Heating,"

Remembering that PCM operation is based on "Joule Heating,"

Used for switching

Stored in the heater

Diffused into oxide

Flows into the metal (at the bottom)

- Diffused into surrounding GST (crystalline)
- **Q6**
 - Flows into the metal (at the top)

Remembering that PCM operation is based on "Joule Heating,"

Remembering that PCM operation is based on "Joule Heating,"

Heat dissipated during RESET in a typical mushroom PCM cell

"Only a very small fraction" (< 19, 2008) of the generated heat is actually used in the active region"

Remembering that PCM operation is based on "Joule Heating,"

Heat dissipated during RESET in a typical mushroom PCM cell "Only a very small fraction (< 1 %) of the generated heat is actually used in the active region"

"How about graphene?"

The Janus faces of graphene

"In-plane"

"Out-of-plane"

See references [1] Pop et al. MRS Bull. 2012 [2] Guzman et al. ITherm. 2014 [3] Koh et al. Nano Lett. 2010 [4] Mak et al. APL 2010

Graphene as a thermal barrier: TDTR measurements

Q1: Is a single-layer graphene good as a thermal barrier? (Is a single-layer graphene **thermally-resistive** well enough?)

Ahn et al. Nano Letters 2015

Graphene as a thermal barrier: TDTR measurements

Q1: Is a single-layer graphene good as a thermal barrier? (Is a single-layer graphene **thermally-resistive** well enough?)

Ahn et al. Nano Letters 2015

Ethan C. Ahn

<u>G-PCM</u>: **Device structure**

Ahn et al. Nano Letters 2015

<u>G-PCM</u>: **Device structure**

<u>G-PCM</u>: Raman & TEM studies

<u>G-PCM</u>: I_{RESET} of traditional PCM

Stanford University

<u>G-PCM</u>: I_{RESET} of GPCM (A) – Control sample



<u>G-PCM</u>: I_{RESET} of GPCM (B) – Optimal design



<u>G-PCM</u>: Verifying endurance is of great importance



1. Energy-efficient <u>Cell</u> design

2. Energy-efficient Architecture design



<u>RRAM</u>

: Resistive (switching) RAM or Metal-oxide RAM









RRAM: Emerging candidate for sub-10 nm NVM





□ High speed (< 1 ns)

<u>RRAM</u>: Key attributes (electrical performance)

□ High endurance (> 10¹² cycles) with MLC







<u>RRAM</u>: Key challenges and issues

- □ Physics of resistive switching and conduction
- □ Array architecture
- □ Killer application



<u>RRAM</u>: Key challenges and issues

- Physics of resistive switching and conduction
- □ <u>Array architecture</u>
- L Killer application





July 2015

2015. 09. 15

Department of Electrical Engineering



July 2015

2015.09.15.

Department of Electrical Engineering

RRAM array: Cross-point structure



 $(4F^2/N, N = number of layers)$



RRAM array: Cross-point structure



Potential for 3D stacking (4F²/N, N = number of layers) Reduced write/read margin (limiting maximum allowable array size)



RRAM array: Cross-point structure





"What selector will be the best choice for you?"



Carbon nanotube field-effect transistors (CNFETs)



Schematic representation of CNFET

Stanford University

Carbon nanotube field-effect transistors (CNFETs)







Carbon nanotube field-effect transistors (CNFETs)





<u>CNFET</u>: Ideal selection device for memory array

 \Box High forward-current (I_{on}) densities (J_{on}) to program aggressively scaled memory device $J_{on} > 10 \text{ MA/cm}^2$ □ High On/off ratio (I_{on}/I_{off}) to have high selectivity of memory bits $|_{00}/|_{00} > 10^{6}$ + "small device area" Low off-current (I_{off}) to accommodate un- and half-selected cells $I_{off} < 10 \text{ pA}$ Low processing temperature (T) to allow 3D stacking $T < 300 \,^{\circ}C$ Bipolar operation to allow for best-of-breed RRAM Symmetric I-V at both polarities



<u>1TnR array</u>: Based on CNFET selection device



Ethan C. Ahn



<u>1TnR array</u>: **Reduced sneak leakage**



"Sneak leakage is much reduced from 2D to 1D," as it is confined within the 1D CNT channel

<u>1TnR:</u> (1) Requires NO additional contacts/wiring



"CNFET selector is tightly integrated, with CNT as B.E."

Ahn et al. VLSI 2014 Ahn et al. IEEE TED 2015

<u>1TnR</u>: (2) Rectangular array preferred



Ahn et al. VLSI 2014 Ahn et al. IEEE TED 2015 ß



Electrical results: IVs of fabricated CNFETs





"Integrating with Al₂O₃-based RRAM"



"Integrating with PCM (GST)"



Ahn et al. IEEE TED 2015

ß



Electrical results: 1TnR RRAM – Selective switching (DC)



s

Electrical results: 1TnR RRAM – Selective switching (DC)





Electrical results: 1TnR RRAM – Selective switching (DC) "n = 3 cell is selected" 10 Current (I) [-1 -0 10-3 10-2 10-2 Forming VBL, n = 1 **10**⁻⁵ n = 2 V_{BL,2} **Selected Cell Non-selected Cell 10**⁻⁷ (as-dep.) VBL,3 **Non-selected Cell (S)** (LRS or HRS) form 2 µm (G) **10**⁻⁹ -5 -4 -3 -2 -1 $(V_{WL} = -5V)$ 2 3 5 0 **Top Electrode Voltage (V_{top}) [V]** "CNFET: ON"

Electrical results: 1TnR RRAM – Selective switching



Ahn et al. IEEE TED 2015

ß

Electrical results: 1TnR RRAM – Selective switching



Ahn et al. IEEE TED 2015

ß







<u>Critical dimension:</u> < 5 nm²

"PCM reset current scales with the effective contact area"



Ref: F. Xiong et al, Nano Letters 13, 2013

<u>Critical dimension: < 5 nm²</u>

1TnR PCM

T.E.

1TnR

"Sub-1 µA RESET current PCM integrated into the 1TnR array"





Electrical results: 1TnR RRAM – Pulsed endurance

 AI_2O_3 RRAM \rightarrow Low programming power \rightarrow Size of CF: small



70







"Acknowledgement"



Stanford Nanoelectronics Group

Ethan C. Ahn

2015.09.15.


"Closely-related publications"





73

"Which memory?"

	RRAM	PCM	STT-MRAM	SRAM	DRAM	NAND Flash
Memory type	Emerging			Established		
Non- volatility	Yes	Yes	Yes	No	No	Yes
Cell size (in F²)	4 (< 4 if 3D)	4 (< 4 if 3D)	6-12	> 120	> 6	4 (< 4 if 3D)
MLC	4-bit	> 2-bit	1-bit	1-bit	1-bit	3-bit
Read latency	< 50 ns	< 50 ns	< 10 ns	< 10 ns	50-60 ns	> 10 µs
Write time	< 20 ns	> 50 ns	< 10 ns	< 1 ns	~10 ns	> 100 µs
Endurance (cycles)	~ 10 ¹²	> 10 ⁹	~ 10 ¹⁵	> 10 ¹⁶	> 10 ¹⁶	10 ⁴ ~10 ⁵
Energy (per bit)	< 1 pJ	< 20 pJ	< 0.1 pJ	~ 0.5 fJ	~ 5 fJ	> 1 fJ

Ethan Ahn, Stanford University Ph.D. Dissertation (available online at http://purl.stanford.edu/fp960bw6447)



"Just imagine"

Graphene/CNT interconnects?

Wearable tech gets stylish (Apple, Aug. 2014)

Federico Ciccarese - ciccaresedesign.com

ciecaresedesign

"Just imagine"

Graphene/CNT interconnects?

All-spin low power microchip?



Wearable tech gets stylish (Apple, Aug. 2014)

Federico Ciccarese - ciccaresedesign.com

"Just imagine"

Graphene/CNT interconnects?

All-spin low power microchip?

RRAM-based storage device?

Wearable tech gets stylish (Apple, Aug. 2014)

Federico Ciccarese - ciccaresedesign.com

ciecaresedesign