# Cation-based resistive memory

**Emerging Non-Volatile Memory Technologies Symposium** 

San Francisco Bay Area Nanotechnology Council April 6, 2012

#### Michael N. Kozicki

Professor of Electrical Engineering School of Electrical, Computer, and Energy Engineering, ASU Chief Scientist, Adesto Technologies Corp.






- Introduction to ionic memory
- Cation memory (PMC, CBRAM, ECM...) –Physics
  - -Operation
- Conducting link morphology
- Active and passive arrays
- The way ahead

- Introduction to ionic memory
- Cation memory (PMC, CBRAM, ECM...)
  - -Physics
  - -Operation
- Conducting link morphology
- Active and passive arrays
- The way ahead

## **Solid electrolytes**

• Solid electrolytes behave like liquid electrolytes...



Ions move under the influence of an electric field and electrochemical reactions are possible cathode (conductor):
M<sup>+</sup> + e<sup>-</sup> → M reduction anode (with excess M):
M → M<sup>+</sup> + e<sup>-</sup> oxidation

...occurs at a few 100 mV

## **Physical changes in materials**

 "Heine Rohrer showed five examples of where, if the space becomes small, new phenomena happen... if the distance is very short, diffusion, atomic or ionic motion, is very fast."

Interview with Masakazu Aono, ACS Nano, Vol. 1, No. 5, 379-383 (2007)

- Physical changes can result in highly stable, widely-spaced resistance states
  - inherently non-volatile resistance levels
  - small # of atoms can lead to large macroscopic effects
- Filamentary processes are scalable as on-state resistance is independent of device area
  - filaments can have atomic radius (!?)

## Nanoionics-based resistive switching memories

#### **Rainer Waser and Masakazu Aono**

nature materials | VOL 6 | NOVEMBER 2007 | www.nature.com/naturematerials

...ion-migration effects are coupled to redox processes which cause the change in resistance. They are subdivided into cation-migration cells, based on the electrochemical growth and dissolution of metallic filaments, and anion-migration cells, typically realized with transition metal oxides as the insulator, in which electronically conducting paths of sub-oxides are formed and removed...

- Introduction to ionic memory
- Cation memory (PMC, CBRAM, ECM...) –Physics
  - -Operation
- Conducting link morphology
- Active and passive arrays
- The way ahead

#### Cation-based PMC or CBRAM device

Cryo-TEM image of filament 15nm



**Glassy electrolyte** 

#### high resistance

Mobile ions added during processing or via *electroforming* 

Low energy approach

e Oxidizable electrode azen ~ exp (qV<sub>c</sub>/kT (SE) position coordinate -Inert electrode **9**. High energy approach


#### Reverse bias or high forward current dissolves electrodeposit

Note: Programmable Metallization Cell (PMC) is a platform technology for a variety of mass transport applications. Conductive Bridging Random Access Memory (CBRAM) is the term generally applied to memory applications of PMC.

#### Building a filament: voltage, time & charge

- Total charge transferred in time t is  $Q_0 = jtA$ 
  - A is the effective area of the electrodeposit

 $ightarrow \mathbf{j} = \mathbf{j}_0 \exp(\alpha q \mathbf{V}_c / \mathbf{kT})$ 



Q<sub>0</sub> is in the fC range (from electrodeposit volume) - gives programming energy in the order of fJ...

 $j_0$ =exchange current density,  $\alpha$  =transfer coefficient, q=cation charge, V<sub>c</sub>= cell voltage

#### **Materials - electrolytes & electrodes**

Electrolyte	Electrode metals	
	Ag anode	Cu anode
Ge <sub>x</sub> S <sub>y</sub>	W	W
Ge <sub>x</sub> Se <sub>y</sub>	<i>W, Ni, Pt</i>	W
Ge-Te	TiW	TaN
GST	Мо	
As-S	Au	
Zn <sub>x</sub> Cd <sub>1-x</sub> S	Pt	
Cu <sub>2</sub> S		Pt, Ti
Ta <sub>2</sub> O <sub>5</sub>		Pt, Ru
SiO <sub>2</sub>	Со	<i>W, Pt, Ir</i>
WO <sub>3</sub>	W	W
TiO <sub>2</sub>	Pt	
ZrO <sub>2</sub>	Au	
MSQ (SiO <sub>2</sub> )	Pt	
CuTe/GdOx		W
Ge <sub>x</sub> Se <sub>v</sub> /SiO <sub>x</sub>		Pt
Ge <sub>x</sub> Se <sub>v</sub> /Ta <sub>2</sub> O <sub>5</sub>		W
Cu <sub>x</sub> S/Cu <sub>x</sub> O		Pt
Cu <sub>x</sub> S/SiO <sub>2</sub>		Pt


I. Valov, R. Waser, John R. Jameson and M.N. Kozicki, "Electrochemical metallization memories—fundamentals, applications, prospects," Nanotechnology, vol. 22 (2011) doi:10.1088/0957-4484/22/25/254003

- Introduction to ionic memory
- Cation memory (PMC, CBRAM, ECM...) -Physics
  - -Operation
- Conducting link morphology
- Active and passive arrays
- The way ahead

#### **Endurance and retention**

Endurance >10<sup>10</sup> cycles with no degradation evident for 75 nm Ag-Ge-Se device (I<sub>prog</sub>= 12 μA)

M.N. Kozicki, M. Park, and M. Mitkova, "Nanoscale Memory Elements Based on Solid-State Electrolytes," IEEE Trans. Nanotechnology, vol. 4, 331-338 (2005).




Time [s]

10v


#### Retention >10 yrs at 100°C for 90 nm Ag-Ge-S device (full wafer results)

R. Symanczyk, "Conductive Bridging Memory Development from Single Cells to 2Mbit Memory Arrays", 8th Non-Volatile Memory Technology Symposium, 2007.



Data compiled by John Jameson, Adesto Technologies. Some data taken from R. Waser, R. Dittmann, G. Staikov, and K. Szot, "Redox-Based Resistive Switching Memories – Nanoionic Mechanisms, Prospects, and Challenges", Adv. Mater., Vol. 21, 2632–2663 (2009).

#### Dynamic programming of Ag-Ge-Se (fast) devices




#### Write

#### Erase

## Output signal is via a transimpedance amplifier so that increasing voltage magnitude means increasing current (or decreasing device resistance)

N. Gilbert, C. Gopalan, and M. N. Kozicki, "A Macro model of Programmable Metallization Cell Devices," Solid State Electronics, vol. 49, 1813-1819 (2005).


## Schematic diagram of two-stage conducting filament formation process



Both the *initial formation* and *radial growth* are driven by **ion migration** 

#### But... is this everything?


## Joule heating during programming with high currents



Joule heating is evident at low R<sub>load</sub>/high current


#### Maximum temperature rise for 1 kΩ load is 40°C

#### **Conservative programming model**



### Model is based on a Ag/Ag-Ge-S/W 1T-1R cell and includes transistor load and Joule heating effects

### **Dissolution kinetics**



#### Erase time defined by 10x increase in resistance


D. Kamalanathan, U. Russo, D. Ielmini, and M.N. Kozicki, "Voltage-Driven On–Off Transition and Tradeoff With Program and Erase Current in Programmable Metallization Cell (PMC) Memory," IEEE Electron Device Letters, Vol. 30, 553 – 555 (2009).

- Introduction to ionic memory
- Cation memory (PMC, CBRAM, ECM...)
  - -Physics
  - -Operation
- Conducting link morphology
- Active and passive arrays
- The way ahead



Photo: Chakku Gopalan

## Electrodeposit evolution in a homogeneous solid electrolyte



1,2D nucleation

Outward growth 3D growth

**Radial growth** 

Growth speed of a (cylindrical) nanofilament

$$\dot{h}[\text{cm/s}] = \frac{M_{\text{A}}}{\pi r^2 z N_{\text{A}} e_0 \rho} I[\text{A}]$$

 $M_A$ =atomic mass  $N_A$ =Avogadro's #  $Ze_0$ =charge on ion  $\rho$ =filament density r=filament radius

Example: Ag filament of 10nm diameter

at / = 1 μA

 $\rightarrow \dot{h} \sim 1.3 \,\mathrm{m/s}$ 

From *ion velocity* considerations,  $v = \mu \mathcal{E} = 5 \times 10^{-8} \text{ m}^2/\text{Vs} \cdot 2 \times 10^7 \text{ V/m} = 1 \text{ m/s}$ 

#### Where do the metallic filaments form?

Jaakko Akola

University of Jyväskylä and Tampere Technological University, Finland


**Bob Jones** Jülich Research Center, Germay

**Tomas Wagner** University of Pardubice, Czech Republic

#### **Techniques**:


Full DFT, 500 atom system

X-ray diffraction, neutron scattering, EXAFS




**Cavities** comprise 24% of the volume of  $Ag_{12}As_{35}S_{53}$ 

## **Filament morphology**




Full filament is probably composed of few to many *nano-filaments* in series/parallel bundles.




J.R. Jameson, N. Gilbert, F. Koushan, J. Saenz, J. Wang, S. Hollmer, M. Kozicki, and N. Derhacobian., "Quantized Conductance in Ag/GeS<sub>2</sub>/W Conductive-Bridge Memory Cells," IEEE Elec. Dev. Lett., vol. 33, 256-259 (2012).

- Introduction to ionic memory
- Cation memory (PMC, CBRAM, ECM...)
  - -Physics
  - -Operation
- Conducting link morphology
- Active and passive arrays
- The way ahead


#### **Array options**




V<sub>prog</sub> is above or below transistor drain voltage to program or erase selected cell, programming current via bit line (BL)




#### MLC storage in 1T-1R arrays






N.E. Gilbert and M.N. Kozicki, "An Embeddable Multilevel-Cell Solid Electrolyte Memory Array," IEEE Journal of Solid-state Circuits, vol. 42, no. 6, pp 1383-1391, June 2007

## **Benefits of passive arrays**




Selected cell has +/-half threshold voltage on row and -/+half on column for write or erase

## Integrated diode isolation



Sarath C. Puthentheradam, Dieter K. Schroder, and Michael N. Kozicki, "Inherent diode isolation in programmable metallization cell resistive memory elements," Appl. Phys. A (2011) 102: 817–826.

#### **Diode device characteristics**




Sarath C. Puthentheradam, Dieter K. Schroder, and Michael N. Kozicki, "Inherent diode isolation in programmable metallization cell resistive memory elements," Appl. Phys. A (2011) 102: 817–826.

- Introduction to ionic memory
- Cation memory (PMC, CBRAM, ECM...)
  - -Physics
  - -Operation
- Conducting link morphology
- Active and passive arrays
- The way ahead


#### International Technology Roadmap for Semiconductors






Many aspects of ionic/redox memory look extremely promising but "operational reliability" has been ranked low since 2007...


## 1Mb 130nm (Cu BEOL) integration






#### **Salient Features:**

- 1Mb EEPROM/Flash Macro on Standard Foundry 130nm
- Programmable elements requires 2 non critical masks in BEOL flow
- Cell size determined by access device, core cell will scale with CMOS



## 1Mb program performance capability




Programming capability to sub-1V regime Higher speed can be achieved with optimized materials



Adesto Technologies Corp. CONFIDENTIAL INFORMATION

Adesto, the Adesto logo & CBRAM are trademarks of Adesto Technologies Corporation

#### 1Mb erase performance capability




## Erase capability to sub-1V regime with sub-µs erase speed



Adesto Technologies Corp. CONFIDENTIAL INFORMATION

Adesto, the Adesto logo & CBRAM are trademarks of Adesto Technologies Corporation


## 1Mb programming energy



Programming energy capability of 30pJ at 1.2V Further improvement possible with optimized materials



#### 1Mb erase energy




**Erase energy capability of 15pJ per operation at 1.2V** 



Adesto Technologies Corp. CONFIDENTIAL INFORMATION

Adesto, the Adesto logo & CBRAM are trademarks of Adesto Technologies Corporation

#### **1Mb read stability**



Read Lifetime capability of 10 years continuous read possible for less than 0.8V



Adesto Technologies Corp. CONFIDENTIAL INFORMATION

Adesto, the Adesto logo & CBRAM are trademarks of Adesto Technologies Corporation

Thank you!