Nanotechnology: State-of-the-Art and Applications

Nanotechnology in the Semiconductor Industry

May 19, 2010 Hans Stork, PhD. Group VP and CTO, Silicon Systems Group Applied Materials




think it. apply it.



- Introduction
- Moore's Law and Device Scaling
- Process Challenges and Technology Solutions
 - Lithography and Patterning
 - Front-End-of-Line
 - Back-End-of-Line
 - Inspection and Defect Control

Summary

Pervasiveness of Semiconductors



Scaling enabled exponential unit growth...

Source: Morgan Stanley

"Applied Inside" the iPad 3G 64GB



DISPLAY (>20% of iPad BOM*)

Enabled by Applied's CVD, PVD, Test, and WEB equipments

> Touch panel Capacitive multitouch

LCD Display 9.7" LED backlit panel



SEMICONDUCTOR (>30% of iPad BOM*)

Enabled by Applied's CMP, CVD, ECD, Epi, Etch, Inspection, Gate, PVD, and RTP equipments

Microprocessor

256MB DRAM

64GB MLC NAND Flash


I/O Controller

Multi-Touch Controller

4

Applied Materials equipment used to manufacture over 50% of iPad Bill of Materials*

*Value basis Sources: iFixit.com, UBS, and Applied Materials estimates




Enabled by continuous improvement AND step function change

- Introduction
- Moore's Law and Device Scaling
- Process Challenges and Technology Solutions
 - Lithography and Patterning
 - Front-End-of-Line
 - Back-End-of-Line
 - Inspection and Defect Control


Summary

Moore's Law and Scaling to Continue




Definition of Node – Logic vs. Memory

- Memory (NAND and DRAM) "Node" = half-pitch of minimum feature size, e.g. wordlines,
- Logic "Node" ≠ half-pitch of any minimum feature size,



International Technology Roadmap for Semiconductors

- Logic Scaling, MPU physical gate length in nm is close to nominal logic node now, but will scale slower than node scaling in the future; MPU M1 half-pitch (the ITRS definition of Logic Node) is much larger than nominal node
- <u>Memory Scaling</u>, DRAM node = M1 half-pitch in nm, is larger than Flash NAND poly half-pitch; both are larger than nominal logic node (but smaller than MPU contacted gate half-pitch),



- Introduction
- Moore's Law and Device Scaling
- Process Challenges and Technology Solutions
 - Lithography and Patterning
 - Front-End-of-Line
 - Back-End-of-Line
 - Inspection and Defect Control
- Summary

Lithography Roadmap for Critical Layers

90nm	65nm	45nm	32nm	22nm	15nm	11nm	08 ?
2003	2005	2007	2009	2011	2013	2015	2017
DUV 193nr	n Lithograph	v					

Immersion DUV 193i (adopted by some Logic and all DRAM makers)

193i with Pitch Division


193i + EUVL / EBDW

First adoption of immersion DUV

-Intel started using 193i at 32nm


- -TSMC and IBM started 193i at 45nm
- -DRAM makers started using 193i around 50nm (true 50nm half-pitch)
- 193i with Pitch Division
 - Self-Aligned-Double-Patterning
 - Litho-Etch-Litho-Etch,
- Next Generation Litho
 - -Extreme UV Litho,
 - -E-Beam-Direct Write
 - -Massively Parallel EBDW








Self-Aligned Double Patterning (SADP)



22nm Half-Pitch Oxide

22nm Half-Pitch STI




Line CDU 3σ	1.0 nm	1.1 nm
Gap CDU 3σ	1.4 nm	2.5 nm
Core CDU 3σ	1.8 nm	2.0 nm
Line Width Roughness (LWR)	1.6 nm	1.6 nm

Demonstrated 22nm line and space patterning with <10% CDU and LWR


SADP: Evolving for all Market Segments


Memory Patterns




Logic Patterns

Gridded Poly 56nm Pitch SADP and Cut






Non-Gridded Poly Multiple CD / Pitch SADP and Cut BEOL 56nm Pitch SADP and Block




Mixed CD Mixed Pitch Off-Grid / Jogs 40nm Tip-Tip

EUV should keep us on Moore's Law



Progress encouraging, but infrastructure and learning cycles challenging

Process Technologies for MPU/Logic




* Typical MPU cross section, from ITRS Interconnect Working Group

- Introduction
- Moore's Law and Device Scaling
- Process Challenges and Technology Solutions
 - Lithography and Patterning
 - Front-End-of-Line
 - Back-End-of-Line
 - Inspection and Defect Control
- Summary

CMOS Device Inflections

- Material Innovation
 - Poly/SiO(N) to HKMG transition started at 45/32nm Node
- Device / Structure Innovation
 - Planar CMOS to FinFET (Tri-gate) transition is likely to start at 15nm Node,





Applied Technologies to enable FinFET

- FEP (Front End Product)
 - Base Oxide and Nitridation
 - High-k Deposition and Nitridation
 - Doping
 - RTP and Laser Anneal
 - > EPI (Si, SiC, and SiGe)

• Etch

- ➢ Fin Etch (i.e. STI Etch)
- STI Oxide Recess Etch
- Gate Etch
- Side-Wall-Spacer Etch
- MDP (Metal Deposition Product)
 - Dielectric Capping Film
 - Work Function Films
 - Barrier Film
 - Bulk Metal Fill

• CMP

- STI CMP
- Polysilicon Planarization
- Poly Gate Opening Polish
- Metal Gate Polish
 - DSM (Dielectric Product)
 - Dielectric Film as Doping Source
 - Low-k Side-Wall-Spacer Film
 - Low Temp Oxide Liner/Spacer
 - PMD Film
 - Patterning Film


• PDC (Process Diagnostic and Control)

Source

- Fin sidewall angle control
 Detection and raview of defects or
- Detection and review of defects on fin sidewall
- Gate cd control across fin height

Hypothetical FinFET Implementation

- FinFET or Tri-gate transistors could be fabricated on 1) SOI, or 2) bulk substrate; cost vs. process complexity trade-off,
- FinFET and planar CMOS transistors are likely fabricated simultaneously on same chip, at least initially,
- For HKMG, Replacement Metal Gate (or, Gate-Last HKMG) likely to be adopted,
- Gate Trench for MG fill very challenging with very high Aspect Ratio (need for ALD)



III-V Channel on Silicon – Another Inflection?

Technical challenges to be overcome

- Defect-free, III-V EPI channel materials on silicon substrate with buffer under-layers,
- High-k gate dielectric on III-V,
- Low resistance source/drain contacts,

To be manufacturable

- Intel demonstration of III-V devices (2009 IEDM) done on EPI by Molecular Beam Epitaxial technology
- MOCVD EPI technology on 300mm wafers required,

EE Times:

Intel's Gargini pushes III-V-on-silicon as 2015 transistor option

🖶 Print | 🗹 Email | 💼 Reprints | 🚳 RSS | 😑 Digital | 🖸 SHARE 🛛 📲 🎡 🌌 ...

<u>Peter Clarke</u> <u>EE Times</u>

(02/12/2010 7:56 AM EST)

LONDON — A presentation prepared by Paolo Gargini, Intel's director of technology strategy, to give to the Industry Strategy Symposium Europe, held in Dublin, Ireland, earlier this week, stressed Intel's progress in adding compound semiconductor layers to silicon as a means of continuing scaling and reducing power consumption.

Gargini, also chairman of the International Technology Roadmap for Semiconductors (ITRS), said in the presentation that the inclusion of III-V materials is a 2015 transistor option that could deliver either three times the performance of silicon at the same power consumption, or deliver the same performance as silicon at one-tenth the power consumption. However, integration of a thin compound semiconductor transistor channel with conventional silicon manufacturing would be the key to adoption.

Demonstration of III-V Devices on Si

- 2009 IEDM, Intel paper, "Advanced High-K Gate Dielectric for High-Performance Short-Channel In_{0.7}Ga_{0.3}As Quantum Well Field Effect Transistors on Silicon Substrate for Low Power Logic Applications", M. Radosavljevic, et al,
- High transconductance and high drive current demonstrated at 0.5 V,
- Manufacturable EPI technology required for commercial adoption, e.g. MOCVD EPI technology on 300mm wafers




Fig. 4: Schematic of $In_{0.7}Ga_{0.3}As$ QWFET on silicon with 2nm InP upper barrier layer and a 4nm TaSiO_x high-K gate dielectric, which form a composite TaSiO_x-InP gate stack.




Fig. 6(b): High-resolution TEM micrograph of In_{0.7}Ga_{0.3}As QW stack with 2nm InP top barrier layer. All III-V layers were grown using MBE.

Silicon Nano-Wires : Ultimate in SC Control

Benefit:


- Ultimate SC control
 - Gate control from many directions
- "Correct" minimum W for beyond 11 nm, i.e. enable
 <10 nm widths

Challenge:

Transport

47


Contact resistance,



G. Shahidi: IEDM 09 Short Course - Device Architecture for Post 32

- Introduction
- Moore's Law and Device Scaling
- Process Challenges and Technology Solutions
 - Lithography and Patterning
 - Front-End-of-Line
 - Back-End-of-Line
 - Inspection and Defect Control
- Summary


BEOL Technology Evolution – 130 to 32nm Node



<u>Source</u>: Interconnect Roadmap, H.-K Kang, tutorial on Advanced Logic Technology, 2007, from 2008 IEDM short course, "BEOL Technology for 22nm Technology Node", Jeff Gambino, IBM,

Alternate Approach for Interconnect

• To exploit alternate functionality/transport in quantum systems



"Evolution of On-chip Interconnects for Equivalent Scaling: To 22nm and Beyond", Robert Geer and Wei Wang, College of Nanoscale Science and Engineering, University at Albany, SUNY, Semicon West TechXPOT, July 14, 2009

BEOL Scaling Roadmap


90nm	65nm	45nm	32nm	22nm	15nm	11nm	08 ?
2003	2005	2007	2009	2011	2013	2015	2017
Low-k di	electric & d	ielectric ba	Ultra Low-k dielectric				
					ALD Ta/Tal	N, or Ta/Ru	
	<u>k intercon</u> m Micropr		Air-gap				
		00000	Optical interconnect				
Metal 2 (Cu) Metal 2 (Cu) Metal 0 Metal 0 Metal 0 Metal 0 Metal 0 Metal 0 Metal 2 Metal 2 Meta	Via 1 (Cu) SiOCN Via 0 (Cu) Oxide 3 SiOCN			tor International, als Interconnect	Photonic a Source: IE	o Optical inter chip optical routi etwork layer Memory lay	Processor layer
Semicono report	ductor Insigh	ts	Roadmap to Peters, 7/4/2	10nm" by Laura 009	chip optica	ophotonic netwo al interconnect, f tation post-2018	
				External Use			

- Introduction
- Moore's Law and Device Scaling
- Process Challenges and Technology Solutions
 - Lithography and Patterning
 - Front-End-of-Line
 - Back-End-of-Line
 - Inspection and Defect Control
- Summary

Defect Inspection Roadmap

90nm	65nm	45nm	32nm	22nm	15nm	11nm	08 ?	
2003	2005	2007	2009	2011	2013	2015	2017	
UV Lamp								
	DUV Laser							


- Smallest defects are of similar dimensions as design rule
- Traditional brightfield imaging resolution of optical tools is reaching its limits
- E-beam based inspection has the necessary resolution to detect <30nm defects



E-Beam Based inspection

What is a Defect?


For example... **Bridging Protrusion Particle** Line thinning **Scratch** Residue Void




An undesirable local change that may kill the chip or affect its reliability

Optical Wafer Inspection Technologies


Dark-field




Spot size >> defect size Collecting scattered light Signal-to-Noise ratio determines detection



Dark-field image




Spot size ~ defect size Collecting reflected light Resolution determines detection



Bright-field image

E-Beam Inspection for Physical Defects



- No inherent sensitivity limitation for Electron-Beam technology
- Available solutions have limited throughput

Smallest defect: limited only by good engineering

- Introduction
- Moore's Law and Device Scaling
- Process Challenges and Technology Solutions
 - Lithography and Patterning
 - Front-End-of-Line
 - Back-End-of-Line
 - Inspection and Defect Control
- Summary

Summary Comments

- Moore's Law is expected to continue; for leading MPU/HP Logic makers, 0.7X scaling is expected to occur every two years, with < 10nm node to be in production at approximately Year 2017
- Multiple Lithography options are being developed to support scaling to <10nm node,
- New device structures, new materials, and manufacturable unit processes need to be developed to support the scaling to <10nm node



think it. apply it.

APPLIED MATERIALS.