What Is Your Innovation Platform?

## Winning With Innovation Platforms

## Building Innovation Platforms for Consumer Electronic Product Development

## Feb 28, 2012 IEEE Consumer Electronics Society Santa Clara Valley Chapter

Gopi Kumar Bulusu Sankhya Technologies Private Limited www.sankhya.com

# Agenda

- A Story of Long Term Growth
- Markets, Opportunities and The Consumer
  - Imperatives for Success
- Principles of System Level Design
  - System Level Design Works !
- > Innovation Platforms for CE Device Development
  - Platform Elements
  - Design Flows
  - Example with SANKHYA Teraptor
  - Innovation Platform Maps
  - Emerge a Winner !

3

# Story of Long Term Growth

Companies in the space show consistent growth

Company	Market Cap Billion USD	Currency (Millions)	2000	2005	2010	2011
ARM	7.68	BUK Pound	100	232.4	406.6	
Broadcom	16.33	BUS \$	1100	2670	6818	
Texas Instruments	34.6	5US \$	9200	13392	13966	
Samsung	137	US \$	8940	17210	27834	
Apple	365.83	BUS \$	7980	13930	65220	108250

Disclaimer: Based on Information from Internet, For Illustration Purpose Only

Copyright © Sankhya Technologies Private Limited, Company Confidential

## A CE Device - CE 2012

Embedded System; A computer embedded into a larger system or device

Generally Consumer Electronic devices are examples of embedded systems

SoC (System on Chip) All components of an Embedded System designed on a Single Chip



## **Consumer Needs Drive The Market**

Consumer and Control Centric

- Convergence
  - Multi-Function Devices
- Divergence
  - Multiple Devices
- Information and Action Centric
  - Divergence
    - Local NFC, Blue Tooth
    - Global
- Compute Centric
  - Convergence
    - Cloud

Convergence, Divergence and Emergence !

Consumers Learn and Want To Use Their Knowledge Even More.

## Succeeding In The Market Place

- Innovate : Deliver products that are
  - intuitive to use
  - have the right mix (convergence) of functions and performance empowering the consumer
  - at the right price point, globally
  - at the right time, ahead of competition
- Segment : Meet the needs of different consumer segments
  - Deliver multiple products and product variants (divergence)
  - Meet the needs of the global consumer
- Emerge(nt): Deliver products that are in-sync with consumer needs
  - Build core competencies and reusable IP
  - Create Innovation Platforms
    - Enable market driven specification, design, integration, verification and synthesis
    - Concurrent agile development

# Model Driven, System Level

- Model Driven
  - Use abstraction. (Ex: Processor Model, System Model)
- Meta-Model Driven
  - Multi-level abstraction Model for a Model
- Transparent Models
  - Models conforming to a meta-model
- Dimensions of Design and Development
  - Component Types, Simulation, Realization, Programming Tools (SDK), Intent Driven Verification
- Degrees of Freedom
  - Ability to modify the design in a particular dimension
    - Example: Processor core for specific application
- System Level Architectural and Hierarchical System Models
- Multi-Dimensional Design Automation Using a single model to automate multiple design and development activities

# A System Model - Example



Copyright © Sankhya Technologies Private Limited, Company Confidential

## Principles of System Level Design / Benefits

Attribute	Benefit To	Translating To	Competitive
	Designer	Better Design	Advantage
System Level Design	Use Architectural Modeling Languages for Faster Development	Globally Optimal Designs Leading To High Performance, Low Power	Lower Design and Manufacturing Costs
Transparent	Multi-Dimensional	A Comprehensive	Higher Quality
Hierarchical Models	Design Automation	Solution	Low Support Costs
Architectural Models	Greater Large Block Design Reuse Across Projects	Improved Quality	Reduced Time To Market Segment with Product Variants

System Level Design Enables Innovation, Segmentation and Emergence

Innovation Platforms for CE Design

Idea

# Innovation Platforms For CE Design and Development

#### Innovation Platforms for CE Design

## Platform Elements (partial list)

#### Languages and Models

- Architectural System Modeling, Timing Models
- Processor Architecture (ISA) Modeling, Timing Models
- Hardware Behavioral Modeling
- Behavior Modeling (Software, Hardware Emulation)
- HMI / User Interface Modeling
- IDE
- Dimensions of Modeling, Design and Automation (Tools)
  - Simulation: Component, System, Processor; Functional, Timing, Performance
  - Verification Synthesis: Processor, System
  - Debugger
  - SDK Synthesis / Meta-SDK: Assembler, Linker, Code Generator
  - HLS / VHLS : Architectural to Synthesizable RTL
  - Communication and Bus Synthesis
  - Partitioning and Scheduling
  - C/C++ Compiler Synthesis / Meta-Compilers
  - Driver (HAL) and PAL Synthesis
- Degrees of Design Freedom (Transparent Models)
  - System Model, Processor Models, Components, System Software, Application Software, HMI Models
- Library of Components

11

Processor Models, Memory and Cache Models, Serial and Parallel Devices

### Platform => Agile Concurrent Development



Copyright © Sankhya Technologies Private Limited, Company Confidential

### **Concurrent Development Activities**

- Solution Specialist: Market Research and Product Specification
- System Architect: Product Prototyping, UI and UE and Analysis
- Processor and Tools Architect: Processor Modeling and Software Development Tools Like Compilers, Assemblers, Linkers, Debuggers, Simulators
- Peripheral Designer : Peripheral Modeling USB, Ethernet, Bluetooth, CAN, RFID, GPS, GSM, Sensors – Behavior, Hardware
- System Software Architect: OS and Driver Development / Porting ; Linux, Android Etc.
- Media Architect: DSP, Audio/Video Codecs
- Hardware/ Prototype Designer : FPGAs/ASICs
- Application Architect: UML, Developing UI, MVC, Web
- Circuits and Circuit Board Design: PCB Design, DFM
- Physical Design: "Crash Testing" ...

13

#### Innovation Platforms for CE Design

Winning with Innovation Platforms



Copyright © Sankhya Technologies Private Limited, Company Confidential

### CE With System Level Design Flow

#### Winning with Innovation Platforms



Copyright © Sankhya Technologies Private Limited, Company Confidential

### **Innovation Platform Map**

1. Languages

. . .

. . .

. . .

SNO	Layer	Model-Type	Modeling Language
1	System	Architectural ER Model	SSDL (or SysML)
2	Component	Processor ISA	SMDL
3	Component	Hardware Emulation	C++

2. Dimensions of Automation and Tools

3. Degrees of Design Freedom (Transparent Hierarchical Models)

4. Library of Components





Innovation **Platforms for CE** Design Help Your **Organization To** Win In The Market **Place By Practicing** System Level **Design and Thereby:** + Supporting **Concurreng Agile Development** + Enabling Globally **Optimal Designs** +Allowing Greater **Design Reuse Across Product** + Ensuring Multi-**Dimensional Design** Automation

# Questions ?

Innovation is the specific instrument of entrepreneurship... the act that endows resources with a new capacity to create wealth. – Peter Drucker

> E-mail gopi@sankhya.com http://www.sankhya.com/contact.html

http://www.sankhya.com/info/products/teraptor/teraptor.html

### Chennai

Sankhya Technologies Private Limited "Jayashree", Third Floor, #13/2, First Street, Jayalakshmipuram, Nungambakkam, Chennai 600 034 INDIA Tel: +91 44 2822 7358 Fax: +91 44 2822 7357

### **World Wide Sales**

E-mail: sales @ sankhya.com

### Visakhapatnam

Sankhya Technologies Private Limited Sankhya Rishikonda Development Center #10 and 11, Hill 2, Rishikonda IT SEZ Gitam Post, Madhurawada Visakhapatnam 530 035 INDIA Tel: +91 891 646 2663 Tel/Fax: +91 891 273 7270

### **US Sales**

Sankhya Technologies Inc. Tel: +1 408 556 9757

### Support

E-Mail:support@sankhya.com

### **Corporate Training**

E-mail: education @ sankhya.com

### **Consulting and Offshore Development**

E-mail: scsinfo@sankhya.com

SANKHYA, Teraptor, Teraptor Designer, Teraptor Player, Teraptor Core Channel, Teraptor Channel, Teraptor Verifier, Teraptor Synthesizer, Teraptor Assembler, Teraptor Linker, Teraptor Model Space Explorer, SMDL, SANKHYA Machine Description Language, and SANKHYA TECHNOLOGIES are trademarks or registered trademarks of Sankhya Technologies Private Limited. All other brands and names are the property of their respective owners.

SANKHYA Software is protected, in whole or in part, by U.S. and/or foreign patents. The following is a partial list of patents that Sankhya Technologies either owns or licenses for its products: US Patent No. 7,376,936, US Patent No. 7,529,658 In addition, other US and Indian patents are pending on Sankhya's products and technologies.



### System Modeling with SSDL





map memory cpu1:address.0xffff0000 usart:tx\_register

Resource

Copyright © Sankhya Technologies Private Limited, Company Confidential

 Specify several views of the processor like, Architectural view, Mnemonic View and Machine code

### Instruction Set architecture



# SMDL Example – Operands

## Immediate Operand

```
// 5-bit unsigned immediate value
Operand o_uimm5 : Integer {
    range (i = 0, 31, 1) {
        cbcode = { "$i" };
        asm = { "$i" };
        mcode = { "$i" };
    };
};
```

## Register Operand

```
// 32 general purpose registers + 3 special purpose registers
Operand o_gprv : Register {
    range (i = 0, 34, 1) {
        cbcode = { "r$i" };
        asm = {"r$i" };
        mcode = { "$i"};
    };
};
```

# SMDL Example – Addressing Modes

• E.g, PC Relative Offset

```
Operand o_i_pcrel {
    o_imm16 o;
    cbcode = { "+", "pc", "<<", o, "2" };
    asm = { expr("<< $o 2") };
    mcode = { o(0,16) };
};</pre>
```

# SMDL Example - Instruction

• Here's an Example of SMDL Representation of a simple 'add' instruction of the **DLX processor** 

Mnemonic Opcode

add rd rs1 rs2 000001

Instruction i\_rrr\_add {
 o\_gprv rd, rs, rt;

**Operands** rs1 rs2 rd 00000 00000

cbcode = { "{width=32}=", rd, "{sign=u}+", rs, rt }; Common Behavior Code

<u>asm = { "add", rd, rs, rt };</u>

Mnemonic

mcode = { or(0,7,0b0000000); or(7,4,0001); rd(11,5); rt(16,5); rs(21,5);or(26,6,0b000001)};

};

CPU Modeling with SMDL

# SMDL Example – Instruction Bundle

- Allows VLIW type instructions to be modeled.
- Example: A 128-bit VLIW

```
Bundle b_mii {

    i_mem i1;

    i_alu i2, i3;

    b_width = 128;

    cbcode = { i1, i2, i3 };

    asm = { i1, i2, i3 };

    mcode = { i1(0,48); i2(48,40); i3(88,40) };

    };
```

Winning with Innovation Platforms

CPU Modeling with SMDL

# SMDL Example – Instruction Attributes

•Specify width as 32 bits for this instruction. cbcode = { "{width=32}=", rd, "{sign=u}+", rs, rt };

•Cycle Attribute - specifies number of clock-cycles to be used. {cycle=2}++ {read-cycle=1,write-cycle=3}r1

•Effects Attribute – Specifies side-effects of a cbcode operation E.g. Subtract with Carry (sbc) instruction for two 32-bit values

N, Z, C, V, t – Negative, Zero, Carry, Overflow, Transparent (not affected) flags – Status register

# SMDL – Key Features

- The SMDL model contains sufficient information to automate various tasks like CPU design, verification,system and tool development, code generation etc.
- Extensible Language : Rich Set of Language attributes enables to Model
   Cycle- Accurate Processors
  - Complex Pipelining Architectures
- Common Behavior Code The H/w S/w Unifier.